

Hiroshi Nakashima (ACCMS, Kyoto University)

Contents

- Players Lineup in HPC Games
- Regularity vs Irregularity with SIMD
 - SIMD @ Intel and @ Kyoto U.
 - Just One Example of Regular Data/Procedures
 - Many Examples of Irregular Data/Procedures
- Regularity in Irregular Data
 - An Idea to Make Sparse Matrices More Regular
- Regularity in PIC
 - How to Make Operations on Particles Regular
 - How to Make Sets of Particles Regular
- Conclusions

Players Lineup in HPC Games

Correctness

Without it we cannot earn anything.

Complexity

O(N²) cannot defeat O(N) in HPC with N>>1.

Parallelism

Absence of this veteran makes your supercomputer as slow as a smartphone.

Locality

High memory wall increases its importance in HPC.

Regularity

This rookie now controls the game by its ability to up/down the score by a factor of 10x.

REV-A 2017: © 2016 H. Nakashima



double a[],b[],c[]; for(i=0;i<n;i++) c[i]=a[i]+b[i];</pre>





Intel's SIMD Architecture



REV-A 2017: © 2016 H. Nakashima

SIMD: How Working in Kyoto?





for(i=0;i<n;i++) c[i]=a[i]+b[i];
regular & fast</pre>



for(i=0;i<n;i++) c[i]=a[xa[i]]+b[xb[i]];
irregular in RHS & slow even if xa[i]==xb[i]==i
</pre>

REV-A 2017: © 2016 H. Nakashima

for(i=0;i<n;i++) c[xc[i]]=a[xa[i]]+b[xb[i]];
irregular in LHS & very slow even if vectorized</pre>





By Intel 17.0.2 for KNL

c[i]=a[i]+b[i]	c[i]= a[xa[i]]+b[xb[i]]	c[xc[i]]= a[xa[i]]+b[xb[i]]			
vmovups a[i] vaddpd b[i] vmovupd c[i]	vmovdqu xa[i] vmovdqu xb[i] vgatherdpd a[] vgatherdpd b[] vaddpd vmovupd c[i]	<pre>vmovdqu xa[i] vmovdqu xb[i] vmovdqu xc[i] vgatherdpd a[] vgatherdpd b[] vaddpd vscatterdpd c[i]</pre>			
 Overlap of a/b/c is in- spected for vector- ization if they are not restrict-ed Two-way unrolled further. 	 a/b/c must be restrict-ed for vectorization. Has redundant instructions for unnecessary masking (with ki=111) and zero-clear of destination of gather (& scatter). 				



REV-A 2017: © 2016 H. Nakashima

for a[]+=b[]

a[i]+=b[i]	a[i]+=b[xb	[i]]	a[xa[i]]+=b[xb[i]]		
<pre>vmovups a[i] vaddpd b[i] vmovupd a[i]</pre>	vmovdqu vmovups vgatherdpd vaddpd vmovupd	<pre>xb[i] a[i] b[] a[i]</pre>	<pre>vmovdqu vgatherdpd vmovdqu vpconflictd vgatherdpd vpmovzxdq vptestmq vaddp kmovw testl je conflict case vscatterdpd</pre>	<pre>xb[i] b[] xa[i] a[] a[i]</pre>	
■≈c[]=a[]+b[]	■≈c[]=a[]+	·b[]	Needs conflict check in case that xa[] has duplication.		



xa[i]=xb[i]=xc[i]=i

64-core (&thread) execution on KNL





off-cache case.

Regularity vs Irregularity

On-Cache Case

- SIMD mechanism relies on wide access to a cache line too heavily to perform a set of small-size loads/stores for a gather/scatter efficiently.
- Short latency of L1 access does not allow to coalesce multiple accesses of gather/scatter effectively even when they targets on a single line.
- Source of Simplementation.
 Source of Simplementation
 - SIMD-aware: $x3.1 \rightarrow x2.2-x2.0$ (for a[]+=b[])
 - cache-aware: x5.9 → x2.9-x1.4
- c.f. SX-ACE's ADB, software-controlled noncoherent cache, is accessible in wordgranularity and has load-coalescing mechanism.

Regularity vs Irregularity Why not so Slow

Off-Cache Case

- As far as gather/scatter accesses have reasonable spatial locality, last-level cache (L2) effectively coalesces multiple non-temporally-local accesses into a single cache miss.
- Memory controller also effectively coalesces cache-missing accesses from many cores into a series of not-so-random accesses to memory (MCDRAM) to exploit its large bandwidth.
- Strongly discourage people from improving access locality or eliminating indirection because one single effort is not very effective.
 - only improving locality: x1.4 (for a[]+=b[])
 - only eliminating indirection: x1.6
 - both: x9.4 >> 1.4 x 1.6

Regularity vs Irregularity Other Sources of Irregularity

- for(a=ah,b=bh,c=ch; a&&b&&c; a=a->n,b=b->n,c=c->n) c->v=a->v+b->v;
 - Even with a smart complier, you have a scalar pointer chasing followed by a vectorized gather/scatter.

- if (a[i]<0) c[i]=some_func(a[i],b[i]); else c[i]=a[i]+b[i];
- Even with a smart complier, you could have nonvectorized code instead of vectorized else-part for the cases of a[i] >= 0 for all lanes even if a[i]is usually (or always) non-negative.

Regularity: How to Achieve?

Fundamentals

- Use arrays instead of linked lists.
- Eliminate indexing arrays/functions.
- Eliminate unbalanced conditionals.
- In Addition
 - Show the regularity apparently to your compiler.
 - Combine cache-awareness to make regularization really effective.
- However ...
 - How can I regularize my program which operates on irregular data such as sparse matrices and sets of objects?

pgather

CRS Matrix Vector Multiply y=A*x

for(i=0;i<n;i++){ y[i]=0;
 for(j=A.row[i];j<A.row[i+1];j++)
 y[i]+=A.val[j]*x[A.col[j]];</pre>

- Gather on x[] is inefficient.
- A.row[i+1]-A.row[i] is usually small (up to a few tens) to make the overhead of prologue & epilogue large. (c.f. fixing it with zero-padding may improve performance.)
- Cannot We Find Regularity?
 - If A has many k-diagonal sequences;
 - We may represent A as a set of *k*-diagonal sequences (plus exceptional non-zeros).



- k-Diagonal Matrix Vector Multiply y=A*x
 for(i=0;i<n;i++) y[i]=0;
 for(d=0;i<A.ndiag;d++){
 for(i=A.drow[d],j=A.dcol[d],k=A.dval[d];
 k<A.dval[d+1]; i++,j++,k++)
 y[i]+=A.val[k]*x[j];</pre>
 - } // then operate on exceptional non-zeros
 - drow[d],dcol[d],dval[d]:
 row, column and index of val[] of the head of the d-th k-diagonal sequence.
- Can We Find such Sequences?
 - Easy for cubic structured meshes.
 - How can we find them in unstructured meshes of triangles or tetrahedrons?







Yes!! (though No in general)



y=A*x on KNL with 64 cores (threads)





- For each *p* at *x_p* in a cell whose vertices are at *δx_p*;
 - Update v_p by Lorentz force determined by *E* and *B* at δx_p, and then update x_p by v_p.
 - Add the contribution of p's motion to J at δx_p .
 - → E[][][], B[][], J[][] are accessed by $\lfloor x_p \rfloor + \{0,1\}^3$ with gather/scatter.



Regularity in PIC Simulation: REV-A 2017: © 2016 H. Nakashima Regularize by Particle Binning

- Let each cell c have the set (bin) of all particles in it.
- Scalarize E/B/J accessed by all p in c.

```
for(c in cells){
  {sE}=Earound(c); {sB}=Baround(c);
  for(p in c) v[p]+=lorentz(p,{sE},{sB});
  {sJ}=0;
                                         If x[] and v[] are
  for(p in c)
   \{\{sJ\}\}+=scatter(p); x[p]+=v[p];\}
                                         simple arrays,
  Jaround(c) += \{sJ\};
                                         vectorized well
  for(p in c) migrate(p);
                                         without gather/
                                         scatter of E/B/J.
for(c in cells){
  {sJ}=0; for(p in c) {sJ}+=scatter(p);
  Jaround(c) += \{sJ\};
```



- Instead of Irregular Structure/Procedure
 - Such as linked list or batched radix sort.

On-the-Fly Sort on Gapped Arrays





- Record direction d_p ∈ {-1,0,1}³ of inter-cell migration for all p in c.
- Skip p s.t. $d_p = (0,0,0)$.
- Migrate p s.t. d_p≠(0,0,0) to the gap of the destination bin.
- Fill the vacancy by the last particle of *c*.
- Migration cannot be vectorized but for a few particles.
- Work efficiently unless overflow.

Regularity in PIC Simulation: REV-A 2017: © 2016 H. Nakashima Bin Overflow: Cost for Regularity

If a gap is exhausted

 Move overflown particle into a buffer and process all particles in the buffer without binning, until e.g. the cumulative processing cost becomes too large.

← Reduce frequency of bin rearrangement.

- When no longer we can keep particles in the buffer
 - Resize gaps not only to enlarge them for cells (nearly) overflown but also to keep them as large as possible.
 - ← Cope with oscillatory repletion/depletion of bins.
 - Perform in-place multithreaded SIMD-vectorizable shift of bins according to the new gap sizes.

Regularity in PIC Simulation:

1-node
 (10⁶ p/s)

Multi-node





	peak	binning		
	TFlops	yes	no	
XC40 (KNL)	3.05	1179		
XC30 (Haswell)	1.03	590	291	
XC30 (KNC)	1.01	391	57	
XE6 (Abu Dhabi)	0.32		123	





What I've talked

- Importance of regularity for recent processors having wide SIMD mechanisms.
- How to find and exploit in-practice regularity in in-general irregular data/procedures.

What I haven't talked

- How large effort we have to make for the exploitation of in-practice regularity.
 - 70+% of my PIC code of 2,622 C lines are for non-kernel operations for regularization (e.g., overflow handling).
- We need regularization libraries to manipulate ingeneral irregular data (not their structures), i.e.,
 - Sparse matrices rather than CRS form of them.
 - Sets rather than their linked-list representation.







±ĸ	0	1	2	3	4	5	6	7	8	except. ≠0
length (except.=0)	47	45(9)	2	5	7	9	5(0) 11(1)	25(1)	14	6

REV-A 2017: © 2016 H. Nakashima